Not every gate is symmetrical w.r.t its inputs. In order to allow asymmetrical gates to be mapped in all cases, all unique permutated AND-INVERTER graphs representing the gate must be present in the pattern matching set. This is obviously a problem for tomorrow..