Way too long since I last played with Verilog!

Also WHY OH WHY doesn't it seem to possible to access module parameters outside of the module (when not writing a test bench)... Would have been a nice way for some name spacing for constants.

Thanks to #yosys and #nextnpr btw.