Uses verification #osvvm library and #openlogic standard #vhdl, along with #ghdl for simulation, #hdlmake for project creation and #yosys for synthesis.
All dependencies are manipulated with a declarative manifest file.
https://git.sr.ht/~csantosb/ip.alu/tree/test/item/.builds/manifest.scm